Click here for EDACafe
Search:
Click here for IBSystems
  Home | EDA Weekly | Companies | Downloads | e-Catalog | IP | Interviews | Forums | News | Resources |
  Check Email | Submit Material | Universities | Books & Courses | Events | Advertise | PCBCafe| Subscription | |  ItZnewz  |
Cadence
Aldec
http://www.mentor.com/dsm/
 EDACafe  EDA Portal, EDA News, EDA Jobs, EDA Presentations, EDA Newsgroups, Electronic Design Automation.

Synplicity Delivers Synthesis Tool for NEC Electronics' Gate Array Products

Synplicity's Synthesis Technology Enables Lower Design Costs and Faster Time to Market for NEC Electronics' Gate Arrays

SUNNYVALE, Calif. & TOKYO—(BUSINESS WIRE)—June 14, 2004— Synplicity Inc. (Nasdaq:SYNP), a leading supplier of software for the design and verification of semiconductors, today announced the availability of a version of its Synplify ASIC(R) software specifically targeting NEC Electronics' Gate Array products. The Synplify ASIC for NEC Electronics Gate Array software is a single-vendor version of the Synplify ASIC software that enables customers to achieve optimal results for their NEC Electronics Gate Array design, while taking advantage of low design tool costs, best-in-class runtime and performance, and design migration benefits. NEC Electronics' Gate Array customers have production support in both the standard, all-vendor version of the Synplify ASIC product, as well as in the single-vendor Synplify ASIC for NEC Electronics Gate Array product. NEC Electronics has performed full qualification testing for the Synplify ASIC products and has design support available immediately through its OpenCAD design environment.

"The low NRE costs of a gate array previously were encumbered with the high tool costs of traditional cell-based design tools. The availability of a dedicated product for gate array synthesis solves a real customer dilemma. By working with Synplicity, we have removed this barrier for both new and existing gate array customers," said Yutaka Hayashi, general manager, Platform LSI Division, NEC Electronics Corporation. "We have found Synplicity to be a good development partner who shares our vision of making the ASIC design process faster, more automated and less expensive for our customers."

"NEC Electronics has been the worldwide leader in gate array sales since 1993," said John Gallagher, director of ASIC product marketing at Synplicity. "With this single-vendor version of the Synplify ASIC software, we believe we are able to significantly reduce design costs, human resources and cycle times for NEC Electronics' Gate Array customers who use Synplicity's technology. In addition to the Synplify ASIC software's overall performance advantages, we expect this single-vendor version to reduce design tool costs and provide more flexibility in licensing terms for gate array designs. Working in concert with NEC Electronics over the past two years, we have delivered significant improvements to the ASIC design flow, including the Amplify(R) ISSP software for structured ASIC physical synthesis. With this latest offering, we continue to demonstrate our commitment to NEC Electronics' customers."

Complete Gate Array Synthesis Solution

The Synplify ASIC for NEC Electronics Gate Array software contains the complete feature set of the standard version of the Synplify ASIC software, including production-proven capabilities such as power optimization (automatic clock gating), advanced module generators, graphical debug (HDL Analyst(TM)) and one-pass test insertion. With Synplicity's ASIC synthesis products, all features are bundled into a single license and are supported on all major platforms.

Availability

Special introductory pricing and licensing terms for the Synplify ASIC for NEC Electronics Gate Array software are available now through Synplicity, which includes a special six-month license. Contact your local NEC Electronics or Synplicity sales office for more information on this promotion or to obtain evaluation versions of the software.

About Synplicity

Synplicity(R) Inc. (Nasdaq:SYNP) is a leading supplier of innovative synthesis, verification and physical implementation software solutions that enable the rapid and effective design and verification of semiconductors. Synplicity's high-quality, high-performance tools significantly reduce costs and time-to-market for FPGA, Structured/Platform ASIC and cell-based/COT ASIC designers. The company's underlying Behavior Extracting Synthesis Technology(R) (BEST(TM)), which is embedded in its logical, physical and verification tools, and has led to Synplicity's top position in FPGA synthesis, now provides the same fast runtimes and quality of results to ASIC and COT customers. The company's fast, easy-to-use products support industry standard design languages (VHDL and Verilog) and run on popular platforms. Synplicity employs over 270 people in its 20 facilities worldwide. Synplicity is headquartered in Sunnyvale, California. For more information visit http://www.synplicity.com.

Forward-Looking Statements

This press release contains forward-looking statements including, but not limited to, statements regarding the performance and achievements of Synplicity's Synplify ASIC software designed for NEC Electronics' Gate Array products. In some cases, you will be able to identify forward-looking statements by terminology such as "may," "will," "should," "expects," "believes" or the negative of these terms or other comparable terminology. These statements are only predictions and involve known and unknown risks, uncertainties and other factors that may cause the actual achievements or performance of the Synplify ASIC software for NEC Electronics' Gate Array products to differ materially from the forward-looking statements, including the performance and quality of Synplicity's software products relative to other comparable software (both individually and used in conjunction with third-party products), latent defects, design flaws or other problems with the Synplify ASIC software and the growth and changing technical requirements in the programmable semiconductor market. For additional information and considerations regarding the risks faced by Synplicity, see its annual report on Form 10-K for the year ended December 31, 2003 as filed with the Securities and Exchange Commission, as well as other periodic reports filed with the SEC from time to time, including its quarterly reports on Form 10-Q. Although Synplicity believes that the expectations reflected in the forward-looking statements are reasonable, Synplicity cannot guarantee the future performance or achievements of its software. In addition, neither Synplicity nor any other person assumes responsibility for the accuracy or completeness of these forward-looking statements. Synplicity disclaims any obligation to update information contained in any forward-looking statement.

Synplicity, Behavior Extracting Synthesis Technology, Synplify ASIC and Amplify are registered trademarks of Synplicity Inc. BEST and HDL Analyst are trademarks of Synplicity Inc. All other names mentioned herein are the trademarks or registered trademarks of their owners.



Contact:
Synplicity Inc.      
John Gallagher, 408-215-6000 (Reader Contact)
johng@synplicity.com 
 or
Porter Novelli                   
Steve Gabriel, 408-369-1500 (Press Contact)
steve.gabriel@porternovelli.com

Cadence
http://www.mentor.com/dft/
Summit Design Systems
Subscribe to these free industry magazines!
DeVry Online Degrees!


Click here for Internet Business Systems Copyright 1994 - 2004, Internet Business Systems, Inc.
1-888-44-WEB-44 --- Contact us, or visit our other sites:
AECCafe  DCCCafe  CareersCafe  GISCafe  MCADCafe  NanoTechCafe  PCBCafe  
  Privacy Policy